


# Traffic controller



circuit will have 2 input (clock, enable)  
 3 outputs (R, G, B lines for lights)

```

module TRAFFIC(
    input clk, ena,
    output reg R, G, Y);
    
```

no need for wire here, it's the default

~~~~~  
 can put type declaration here

need 3 timers. Lets assume clk has  $f = 1\text{kHz}$   
 $\Rightarrow$  period  $T = 1\text{ms}$   
 want G, R lights on for 30s  
 Y " " " 2s

for GP, 30s at 1ms/tick = 30k ticks

need register that can count to 30k

for 15 bits,  $2^{15} = 32768$

for Y, 2s  $\Rightarrow$  2k ticks so need 11 bits:  $2^{11} = 2048$

decimal 30,000 = Hex 7530  $\Rightarrow$  15'h7530

decimal 2,000 = Hex 7D0  $\Rightarrow$  11'h7D0

Counters:

<sup>w</sup>  
#bits 'h  $\Rightarrow$  hex

'd  $\Rightarrow$  decimal

reg [14:0] rT, gT;

reg [10:0] yT;

then a done line for each timer

wire rD, gD, yD;

assign rD = (rT == 'd30000);

assign gD = (gT == 'd30000);

assign yD = (yT == 'd2000);

parentheses  
optional

counters

always @ (posedge clk) begin

if (R) rT <= rT + 1;

else rT <= 0; (don't need 'd00000)

if (G) gT <= gT + 1;

```

else gT = 0;
if (y) yT = yT + 1;
else yT = 0;
end

```

next comes state machine

=> 3 states RED, GREEN, YELLOW

parameter [1:0] RED=0, GREEN=1, YELLOW=2;

2 bits to hold numbers 0, 1, 2

FSM has 3 states so need 2-bit state bus

reg [1:0] state;

always @ (posedge clk) begin

if (ena) begin

case (state)

RED: begin

R = 1;

G = 0;

Y = 0;

} specify every output reg!

if (rd) state = GREEN;

else state = state;

end



GREEN: begin

R <= 0;

G <= 1;

Y <= 0;

if (qD) state <= YELLOW;

else state <= GREEN  
end

YELLOW: begin

R <= 0;

G <= 0;

Y <= 1;

if (yD) state <= RED;

else state <= YELLOW;

end end

← ends if (end) begin

else begin

R <= 1;

← turns on red light

G <= 0;

Y <= 0;

state <= RED;

note when end is asserted,  
red counter has been  
counting so will go to  
red state for unknown  
time, prob OK

end case ← ends case switching

end ← ends always @ ... begin

# Reset

above we used cna signal  
we could also use a reset signal that  
puts FSM into determined state

2 types of reset: synchronous } with respect  
asynchronous } to clock

## synchronous

always @(posedge clk) begin

if (reset) begin ← only @ posedge clk so  
will effect FSM

state <= RED;

R <= 1;

G <= 0;

Y <= 0;

end

else begin

case (state)

⋮

end case

end

synchronous w/clk

asynchronus

always @ (posedge clk or posedge reset)

not synchron'd w/clock!